ELSEVIER

Journal of Systems Architecture 46 (2000) 1487–1491

JOURNAL OF SYSTEMS ARCHITECTURE

www.elsevier.com/locate/sysarc

Author index to volume 46 (2000)

Abd El-Baky, M.A., see Moharam, H. 1073–1091
Abdulla, M.F., C.P. Ravikumar and A. Kumar, A scheme for multiple on-chip signature checking for embedded SRAMS 181–199
Ahn, G.-J., Role-based access control in DCOM 1175–1184
Ajmone Marsan, M., F. Neri, C. Scarpati Cioffari and A. Vasco, GSPN models of bridged LAN configurations 105–130
Al-Houmaily, Y.J. and P.K. Chrysanthis, An atomic commit protocol for gigabit-networked distributed database systems 809–833
Al-Massarani, A., see Al-Mouhamed, M. 851–871
Al-Mouhamed, M. and A. Al-Massarani, Scheduling optimization through iterative refinement 851–871
Al-Shoshan, A. and M. AlOqeely, Systolic arrays architecture for computing the time-frequency spectrum 513–517
Ali, S., see Siegel, H.J. 627–639
Allahverdi, N.M., Şirzad Ş. Kahramanli and K. Erciyeş, A fault tolerant routing algorithm based on cube algebra for hypercube systems 201–205
AlMojel, A.I., T. El-Ghazawi and T. Sterling, Characterizing and representing workloads for parallel computer architectures 23–37
AlOqeely, M., see Al-Shoshan, A. 513–517
Altenbernd, P., see Stappert, F. 339–355
Anguita, D., A. Boni and G. Parodi, A case study of a distributed high-performance computing system for neurocomputing 429–438
Aweya, J., On the design of IP routers Part 1: Router architectures 483–511
Ayani, R., see Vlassov, V. 1205–1230
Bandyopadhyay, S., see Maulik, U. 297–300
Bandyopadhyay, J., Bandyopadhyay A.K., On the derivation of a correct deadlock free communication kernel for loop connected message passing architecture from its user's specification 1257–1261
Bardsley, A. and D. Edwards, Synthesising an asynchronous DMA controller with Balsa 1309–1319
Bartlett, P., see Parameswaran, S. 1263–1274
Bhattacharya, S. and M. Nasipuri, Traffic analysis in a double grain Dataflow array processor 97–101
Bhattacharyya, S., see Maulik, U. 297–300
Bina, T.C., see Vidya, D. 1275–1291
Bondavalli, A., see Burns, A. 305–325
Boni, A., see Anguita, D. 429–438
Buonanno, G., F. Fummi and D. Sciuto, An extended-UIO-based method for protocol conformance testing 225–242
Burns, A., D. Prasad, A. Bondavalli, F. Di Giandomenico, K. Ramamritham, J. Stankovic and L. Strigini, The meaning and role of value in scheduling flexible real-time systems 305–325
Burns, A., see McElhone, C. 49–77
Busquets-Mataix, J.V., D. Gil, P. Gil and A. Wellings, Techniques to increase the schedulable utilization of cache-based preemptive real-time systems 357–378
Buttazzo, G., see Lipari, G. 327–338

Cabaleiro, J.C., see González, P. 675–685
Cabodi, G., P. Camurati and S. Quer, Symbolic forward/backward traversals of large finite state machines 1137–1158

1383-7621/00/$ - see front matter © 2000 Elsevier Science B.V. All rights reserved.
PII: S1383-7621(00)00043-6

Cabri, G., L. Leonardi and F. Zambonelli, Agents for information retrieval: Issues of mobility and coordination 1419–1433
Camurati, P., see Cabodi, G. 1137–1158
Castorino, A. and G. Ciccarella, Algorithms for real-time scheduling of error-cumulative tasks based on the imprecise computation approach 587–600
Chang, C.-Y., see Chen, T.-S. 919–930
Chang, J.-W., see Kim, J.-K. 655–673
Chantrapornchai, C., E.H.-M. Sha and X. (Sharon) Hu, Efficient module selections for finding highly acceptable designs based on inclusion scheduling 1047–1071
Chen, T.-S., C.-Y. Chang and J.-P. Sheu, Efficient path-based multicast in wormhole-routed mesh networks 919–930
Cheung, T.-Y., see Guan, H. 1185–1190
Cho, K.R., see Kwon, S.K. 131–144
Choi, G., see Jeon, J. 1403–1418
Chrysanthis, P.K., see Al-Houmaily, Y.J. 809–833
Ciccarella, G., see Castorino, A. 587–600
Clematis, A., G. Dodero and V. Gianuzzi, Efficient use of parallel libraries on heterogeneous Networks of Workstations 641–653

da Silva Fraga, J., see de Oliveira, R.S. 991–1004
Das, N., K. Mukhopadhyaya and J. Dattagupta, O(n) routing in rearrangeable networks 529–542
Dattagupta, J., see Das, N. 529–542
Davis, S.J., C.J. Elston and P.A. Findlay, Register bypassing in an asynchronous superscalar processor 749–764
De Almeida, D. and P. Kellert, Markovian and analytical models for multiple bus multiprocessor systems with memory blockings 455–477
De Bosschere, K., see Eeckhout, L. 1469–1486
de Kergommeaux, J.C. and A. Fagot, Execution replay of parallel procedural programs 835–849
de Oliveira, R.S. and J. da Silva Fraga, Fixed priority scheduling of tasks with arbitrary precedence constraints in distributed hard real-time systems 991–1004
DeBrunner, L.S., see Racherla, G. 951–954
Demokan, M.S., see Ercan, M.F. 1349–1364
Di Giandomenico, F., see Burns, A. 305–325
Ding, J.-W., see Tsao, S.-L. 163–179
Djemal, R., G. Mazaré and R. Tourki, Rapid prototyping of an ATM programmable associative operator 1159–1173
Dodero, G., see Clematis, A. 641–653
Drechsler, R., see Günther, W. 1321–1334
Duato, J., see Malumbres, M.P. 1019–1032

Edwards, D., see Bardsley, A. 1309–1319
Eeckhout, L., H. Neefs and K. De Bosschere, Early design stage exploration of fixed-length block structured architectures 1469–1486
El-Ghazawi, T., see AlMojel, A.I. 23–37
Elston, C.J., see Davis, S.J. 749–764
Ercan, M.F., Y.-F. Fung and M.S. Demokan, Communication in a multi-layer MIMD system for computer vision 1349–1364
Erciyeş, K., see Kahramanli, Şirzad Ş. 201–205

Fagot, A., see de Kergommeaux, J.C. 835–849
Findlay, P.A., see Davis, S.J. 749–764
Fóris, T., see Szirmay-Kalos, L. 275–296
Fummi, F., see Buonanno, G. 225–242
Fung, Y.-F., see Fikret Ercan, M. 1349–1364

García, D.F., see Suárez, F.J. 931–949
García, J., see Suárez, F.J. 931–949
García, J.M., see Sánchez, J.L. 873–888
Gianuzzi, V., see Clematis, A. 641–653
Gil, D., see Busquets-Mataix, J.V. 357–378
Gil, P., see Busquets-Mataix, J.V. 357–378
Gonsalves, T.A., see Venkatesulu, D. 411–428
González, P., J.C. Cabaleiro and T.F. Pena, On parallel solvers for sparse triangular systems 675–685
Goutis, C.E., see Masselos, K. 551–571
Guan, H. and T.-Y. Cheung, Efficient approaches for constructing a massively parallel processing system 1185–1190
Günther, W. and R. Drechsler, ACTion: Combining logic synthesis and technology mapping for MUX-based FPGAs 1321–1334

Hämäläinen, T., see Kolinummi, P. 955–972
Han, T.-D., see Kim, Y. 259–274
Hariram, R.K., see Venkatesulu, D. 411–428
Havinga, P.J.M. and G.J.M. Smit, Design techniques for low-power systems 1–21
Hong, W.-K. and S.-D. Kim, A section cache system designed for VLIW architectures 1293–1308
Hong, W.-K., see Lee, J.-S. 1365–1382
Horváth, T., see Szirmay-Kalos, L. 275–296
Hsiung, P.-A., Embedded software verification in hardware–software codesign 1435–1450
Hsu, W.W., see Peir, J.-K. 439–454
Huang, Y.-M., see Tsao, S.-L. 163–179

Hwang, K., see Jin, H. 543–550
Hwang, W.-S., see Wang, W.-F. 1115–1135
Hyun, J., see Jung, I. 1191–1204

Jang, I., see Song, H. 1005–1012
Jeon, H.G., see Kwon, S.K. 131–144
Jeon, J., H.-S. Kim, G. Choi and H. Park, KAIST image computing system (KICS): A parallel architecture for real-time multimedia data processing 1403–1418
Jin, H. and K. Hwang, Stripped mirroring RAID architecture 543–550
Jung, I. and S. Moon, Transaction multicasting scheme for resilient routing control in parallel cluster database systems 699–719
Jung, I., J. Hyun and J. Lee, A scheduling policy for preserving cache locality in a multiprogrammed system 1191–1204

Kahramanli, Şirzad Ş., N.M., Şirzad Ş. Kahramanli and K. Erciyeş, A fault tolerant routing algorithm based on cube algebra for hypercube systems 201–205
Kang, S. and S. Moon, Read-down conflict-preserving serializability as a correctness criterion for multilevel-secure optimistic concurrency control: CSR/RD 889–902
Kaxiras, S., Distributed vector architectures 973–990
Kee-Yin Ng, J., see Lam, K.-y. 573–585
Kellert, P., see De Almeida, D. 455–477
Khalid, H., Performance evaluation of system architectures with validated input data 1013–1017
Khalid, H., Validation of SPEC6™ CFP95 traces for accurate performance evaluation of computer systems 619–623
Khanna, V.K., A novel approach for implementing high-speed and long-distance networking protocols in a limited memory embedded kernel 1335–1348
Ki, A. and A.E. Knowles, Stride prefetching for the secondary data cache 1093–1102
Kim, H.-S., see Jeon, J. 1403–1418
Kim, J.-K. and J.-W. Chang, Vertically-partitioned parallel signature file method 655–673
Kim, S.-D., see Hong, W.-K. 1293–1308
Kim, S.-D., see Kim, Y. 259–274
Kim, S.-D., see Lee, J.-H. 1451–1467
Kim, S.-D., see Lee, J.-S. 1365–1382
Kim, Y., T.-D. Han and S.-D. Kim, Impact of the memory interface structure in the memory-processor integrated architecture for computer vision 259–274
Knowles, A.E., see Ki, A. 1093–1102
Kolinummi, P., T. Hämäläinen and J. Saarinen, Chained backplane communication architecture for scalable multiprocessor systems 955–972
Kumar, A., see Abdulla, M.F. 181–199
Kwon, B., see Song, H. 1005–1012
Kwon, S.K., H.G. Jeon and K.R. Cho, Optimum reserved resource allocation scheme for handoff in CDMA cellular system 131–144

Lam, K.-y. and J. Kee-Yin Ng, A conditional abortable priority ceiling protocol for scheduling mixed real-time tasks 573–585
Lee, J., see Jung, I. 1191–1204
Lee, J., see Rhee, Y. 903–918
Lee, J.-H., J.-S. Lee and S.-D. Kim, A new cache architecture based on temporal and spatial locality 1451–1467
Lee, J.-S., see Lee, J.-H. 1451–1467
Lee, J.-S., W.-K. Hong and S.-D. Kim, An on-chip cache compression technique to reduce decompression overhead and design complexity 1365–1382
Lee, K.-W., see Lee, N.-K. 1383–1402
Lee, N.-K., S.-B. Yang and K.-W. Lee, Efficient parity placement schemes for tolerating up to two disk failures in disk arrays 1383–1402
Leonardi, L., see Cabri, G. 1419–1433
Lipari, G. and G. Buttazzo, Schedulability analysis of periodic and aperiodic tasks with resource constraints 327–338
Loh, K.S. and W.F. Wong, Multiple context multithreaded superscalar processor architecture 243–258
Loucif, S. and M. Ould-Khaoua, On the relative performance merits of hypercube and hypermesh networks 1103–1114

Mackenzie, L.M., see Ould-Khaoua, M. 779–792
Maeng, S.R., see Yoo, D. 765–778
Malumbres, M.P. and J. Duato, An efficient implementation of tree-based multicast routing for distributed shared-memory multiprocessors 1019–1032
Manimaran, G., see Mittal, A. 793–807
Márton, G., see Szirmay-Kalos, L. 275–296

Masselos, K., P. Merakos, T. Stouraitis and C.E. Goutis, Low power architectures for digital signal processing 551–571
Maulik, U., S. Bandyopadhyay and S. Bhattacharyya, Fault tolerant permutation mapping in multistage interconnection network 297–300
Mazaré, G., see Djemal, R. 1159–1173
McElhone, C. and A. Burns, Scheduling optional computations for adaptive real-time systems 49–77
Merakos, P., see Masselos, K. 551–571
Mittal, A., G. Manimaran and C. Siva Ram Murthy, Integrated dynamic scheduling of hard and QoS degradable real-time tasks in multiprocessor systems 793–807
Moharam, H., M.A. Abd El-Baky and S.M.M. Nassar, YOMNA – An efficient deadlock-free multicast wormhole algorithm in 2-D mesh multicomputers 1073–1091
Molano, A., A. Viña and R. Rajkumar, Operating system support for the management of hard real-time disk traffic 379–395
Moon, S., see Jung, I. 699–719
Moon, S., see Kang, S. 889–902
Moon, S., see Sohn, K. 687–698
Mukhopadhyaya, K., see Das, N. 529–542

Nasipuri, M., see Bhattacharya, S. 97–101
Nassar, S.M.M., see Moharam, H. 1073–1091
Navet, N., Y.-Q. Song and F. Simonot, Worst-case deadline failure probability in real-time applications distributed over controller area network 607–617
Neefs, H., see Eeckhout, L. 1469–1486
Neri, F., see Ajmone Marsan, M. 105–130

Oehring, H., U. Sigmund and T. Ungerer, Performance of simultaneous multithreaded multimedia-enhanced processors for MPEG-2 video decompression 1033–1046
Ong, S., see Peir, J.-K. 439–454
Orozco, J., see Santos, R.M. 601–605
Ould-Khaoua, M. and L.M. Mackenzie, On the design of hypermesh interconnection networks for multicomputers 779–792
Ould-Khaoua, M., see Loucif, S. 1103–1114

Papaefstathiou, E., see Veglis, A. 39–47
Parameswaran, S., M.F. Parkinson and P. Bartlett, Profiling in the ASP codesign environment 1263–1274
Park, H., see Jeon, J. 1403–1418
Park, I., see Yoo, D. 765–778
Parkinson, M.F., see Parameswaran, S. 1263–1274
Parodi, G., see Anguita, D. 429–438
Parthasarathy, R., see Vidya, D. 1275–1291
Peir, J.-K., W.W. Hsu, H. Young and S. Ong, Improving cache performance with Full-Map Block Directory 439–454
Pena, T.F., see González, P. 675–685
Peng, Z., see Yang, T. 209–223
Pombortsis, A., see Veglis, A. 39–47
Pountourakis, I.E., Optimal bandwidth allocation and stability of high-speed networks for CSMA/CD protocols 1253–1256
Prasad, D., see Burns, A. 305–325
Puliafito, A., O. Tomarchio and L. Vita, MAP: design and implementation of a mobile agents' platform 145–162

Quer, S., see Cabodi, G. 1137–1158

Racherla, G., S. Radhakrishnan and L.S. De Brunner, Parameterization of efficient dynamic reconfigurable trees 951–954
Radhakrishnan, S., see Racherla, G. 951–954
Rajkumar, R., see Molano, A. 379–395
Ramamritham, K., see Burns, A. 305–325
Ravikumar, C.P., see Abdulla, M.F. 181–199
Rhee, Y. and J. Lee, Broadcast directory: A scalable cache coherent architecture for mesh-connected multiprocessors 903–918
Romanovsky, A., Extending conventional languages by distributed/concurrent exception resolution 79–95

Saarinen, J., see Kolinummi, P. 955–972
Sánchez, J.L. and J.M. García, Dynamic reconfiguration of node location in wormhole networks 873–888
Santos, J., see Santos, R.M. 601–605
Santos, R.M., J. Santos, J. Orozco and M. Zambon, Real-time multimedia standards in DQDB 601–605
Sato, T., Quantitative evaluation of pipelining and decoupling a dynamic instruction scheduling mechanism 1231–1252
Scarpati Cioffari, C., see Ajmone Marsan, M. 105–130
Sciuto, D., see Buonanno, G. 225–242
Sha, E.H.-M., see Chantrapornchai, C. 1047–1071
(Sharon) Hu, X., see Chantrapornchai, C. 1047–1071

Sheu, J.-P., see Chen, T.-S. 919–930
Siegel, H.J. and S. Ali, Techniques for mapping tasks to machines in heterogeneous computing systems 627–639
Sigmund, U., see Oehring, H. 1033–1046
Simonot, F., see Navet, N. 607–617
Siva Ram Murthy, C., see Mittal, A. 793–807
Smit, G.J.M., see Havinga, P.J.M. 1–21
Smith, S.L., see Tyrrell, A.M. 625–626
Sohn, K. and S. Moon, Achieving high degree of concurrency in multidatabase transaction scheduling: MTOS 687–698
Son, S.H., Issues and approaches to supporting timeliness and security in real-time database systems 397–410
Song, H., B. Kwon, I. Jang and H. Yoon, An output queueing analysis of multipath ATM switches 1005–1012
Song, Y.-Q., see Navet, N. 607–617
Stankovic, J., see Burns, A. 305–325
Stappert, F. and P. Altenbernd, Complete worst-case execution time analysis of straight-line hard real-time programs 339–355
Steininger, A., Testing and built-in self-test – A survey 721–747
Sterling, T., see AlMojel, A.I. 23–37
Stouraitis, T., see Masselos, K. 551–571
Strigini, L., see Burns, A. 305–325
Suárez, F.J., D.F. García and J. García, Measurement based analysis of temporal behaviour as support for scheduling problems in parallel and distributed real-time systems 931–979
Swaroopa, N.G., see Vidya, D. 1275–1291
Szirmay-Kalos, L., G. Márton, T. Fóris and T. Hornáth, Development of process Visualization systems: An object-oriented approach 275–296

Tomarchio, O., see Puliafito, A. 145–162
Tourki, R., see Djemal, R. 1159–1173
Tsao, S.-L., Y.-M. Huang and J.-W. Ding, Performance analysis of video storage server under initial delay bounds 163–179
Tyrrell, A.M. and S.L. Smith, Heterogeneous distributed and parallel architectures: Hardware, software and design tools 625–626

Ungerer, T., see Oehring, H. 1033–1046

Vasco, A., see Ajmone Marsan, M. 105–130
Veglis, A., A. Pombortsis and E. Papaefstathiou, Performance evaluation of a bus-based multistage multiprocessor architecture 39–47
Venkatesulu, D., T.A. Gonsalves and R.K. Hariram, On the performance of distributed objects 411–428
Viña, A., see Molano, A. 379–395
Vidya, D., R. Parthasarathy, T.C. Bina and N.G. Swaroopa, Architecture for fractal image compression 1275–1291
Vita, L., see Puliafito, A. 145–162
Vlassov, V. and R. Ayani, Analytical modeling of multithreaded architectures 1205–1230

Wang, D., The diagnosability of hypercubes with arbitrarily missing links 519–527
Wang, J.-Y., see Wang, W.-F. 1115–1135
Wang, W.-F., W.-S. Hwang and J.-Y. Wang, Design of a large-scale Gbit/s MAN using a cyclic reservation-based MAC protocol 1115–1135
Wellings, A., see Busquets-Mataix, J.V. 357–378
Wong, W.F., see Loh, K.S. 243–258

Yang, S.-B., see Lee, N.-K. 1383–1402
Yang, T. and Z. Peng, An improved register–transfer level functional partitioning approach for testability 209–223
Yoo, D., I. Park and S.R. Maeng, Multistage ring network: An interconnection network for large scale shared memory multiprocessors 765–778
Yoon, H., see Song, H. 1005–1012
Young, H., see Peir, J.-K. 439–454

Zambon, M., see Santos, R.M. 601–605
Zambonelli, F., see Cabri, G. 1419–1433

ELSEVIER

Journal of Systems Architecture 46 (2000) 1493–1497

JOURNAL OF SYSTEMS ARCHITECTURE

www.elsevier.com/locate/sysarc

Subject index to volume 46 (2000)

2-D mesh topology 1073
Acceptable designs 1047
Ada 83 79
Ada 95 79
Adaptive policy 397
Adaptive routing 1019, 1103
Algorithm mapping 259
Algorithms 951
Aliasing 181
Analysis methodology 931
Analytical model 259, 1205
Application design 1419
Approximate analytical models 455
Architecture 1275
Asynchronous multiple bus multiprocessor systems 455
Asynchronous processor simulation 749
Asynchronous transfer mode (ATM) 1159
ATM 1005
Atomic actions 79
Atomic commit protocols 809
ATPG 1137

Backplane bus 955
Bandwidth allocation coefficient 1253
BDD 1137
BDDs 1321
Benchmarks 1013
Benes network 529
Binary n-Cube 779
Block structured architecture 1469
Blocked algorithm 1191
Boundary-scan 721
Bridge 105
Built-in self-test 181, 721

Cache 1093, 1293
Cache access time 439
Cache architecture 1365
Cache coherence 903
Cache locality 1185
Cache memories 357
Cache memory 339, 439
Cache partitioning 357
Cache simulation 1451
CAN 607
CDMA 131
Cellular system 131
Chain bus 955
Channel assignment 131
Channel pipelining 873
Communication overhead 97
Communication primitives 1349
Compressed memory system 1365
Compression algorithm 1365
Computation reordering 551
Computational model 49
Computer architecture 23, 1469
Computer vision 259
Concurrency control 687, 889
Content addressable memory (CAM) 1159
Context switching 1159
Coordinated exception handling 79
Coordination 1419
Covert channel 889
Crossbar switch 1185
CSMA/CD 1253
Cube algebra 201
Cyclic reservation-based MAC protocol 1115

1383-7621/00/$ - see front matter © 2000 Elsevier Science B.V. All rights reserved.
PII: S1383-7621(00)00044-8

Data driven 675
Data prefetching 1093
Data speculation 1231
Dataflow architecture 97
Deadlock-free routing 1073
Design 483
Design space exploration 1047
Deterministic routing 1103
DH schemes 1383
Diagnosability 519
Diagnosis 519
Digital signal processor 1403
Dimension-order routing 903
Direct networks 903
Directory 903
Disk array architecture 543
Disk arrays 1383
Disk scheduling 379
Disk-cluster database 699
Distributed barrier 411
Distributed computing 145, 627
Distributed memories 851
Distributed objects 411
Distributed semaphore 411
Distributed shared memory 411
Distributed shared-memory multiprocessors 1019
Distributed systems 809, 1257, 1419
Distributed transaction processing 809
Distributed-memory multiprocessors 675
DQDB 601
Dual data cache 1451
Dual-/multiple-instruction issue 749
Dynamic instruction scheduling 1231
Dynamic reconfiguration 873
Dynamic request rate 39
Dynamic scheduling 793

Early design stage modeling 1469
Embedded memories 181
Embedded software 1435
Embedded systems 607, 1335
Error model 607
Error-cumulative periodic tasks 587
Execution replay 835
Extendable hashing 655

Fairness scheduling 1115
Fault tolerance 201, 519, 607, 1383
Fault tolerant 543
Fault tolerant routing 297
Fixed priority 991
Fixed-priority preemptive scheduling 357
Flexible scheduling 49, 305
Flexible security 397
Flow control 1335
Folding 105
Formal verification 1137
Forward error recovery 79
FPGA implementation 1275
FPGAs 132
Fractal image compression 1275
Frame-sliced signature 655
Frequency assignment 131
FSM 1137
Full-access unique-path multistage interconnection networks (MIN) 529
Functional partitioning 209

Gbit/s networks 1115
Graph 779
Graph theory 519
Guarantee algorithms 49

Handoff 131
Hard real-time 339
Hardware/software codesign 1263
Heterogeneous computing 627
Heterogeneous networks 641
Heuristics 851
Hierarchical ring topology 1115
High speed networks 809
High-speed LANs/MANs 1115
Hypercube 201, 519, 1103
Hypergraph 779
Hypermesh 779, 1103

Image compression 1275
Imprecise computation 587
Inclusion scheduling 1047
Incremental testability analysis 209
Indirect conflict 687
Information retrieval 655
Inner product computation 551
Instruction encoding scheme 1293
Instruction level parallelism 243, 1231
Instruction reissue 1231
Instruction window design 1231
Interactive aided design utility (IADU) 1159
Interconnection 105

Interconnection network 297, 765, 873, 919, 1019, 1103, 1349
Internet Protocol networks 483
Isomorphic 951
Iterated function systems 1275

Java 79, 145

Kernel 1335

LAN 105
Level scheduling 675
Link failure 519
Load balancing 641, 699
Local autonomy 687
Logic synthesis 1321
Longest executable path 339
Low power 1, 551

Mandatory and optional subtasks 587
Markovian analysis 455
Mean value analysis 411
Measurement 931
Memory blockings 455
Memory hierarchy 1365, 1451
Memory hierarchy design 439
Memory performance evaluation 1365
Memory-processor integration 259
Memory-testing 181
Mesh networks 919
Message latency 1103
Message passing architecture 1257
Message routing 1349
Message-passing 851
Message-Passing Interface (MPI) 675
Metacomputing 627
Mirroring 543
Mobile agents 145, 1419
Mobile computing 1
Model-view-controller paradigm 275
Module selections 1047
Module utility 1047
Moving Picture Expert Group 2 1043
MPEG-2 1033
Multicast 919
Multicast communication 1073
Multicomputer network 779
Multicomputers 1073, 1103
Multidatabase 687
Multilevel-secure database correctness criteria 889
Multimedia data 655
Multimedia extension 1033
Multimedia standards 601
Multimedia system 1403
Multimedia video processor 1403
Multipath switches 1005
Multiple context 243
Multiple ring architecture 765
Multiple signature comparison 181
Multiprocessor 793
Multiprocessor networks 519
Multiprocessor system 1185, 1349
Multiprocessors 1093
Multiprogrammed system 1185
Multistage network 765
Multithreaded architecture 1205
Multithreaded video decompression 1033
Multithreading 243

Network management 145
Network of Workstations 641
Neurocomputing 429
Non-stationary signals 513
Non-uniform traffic 39

Object-oriented design 275
One-phase commit protocol 809
On-line data compression 1365
Operand forwarding 749
Operating systems 379
Optional computations 49
Output queueing 1005
Output traffic distribution 1005

Parallel and distributed systems 931
Parallel application 1185
Parallel computing 919
Parallel database systems 699
Parallel debugging 835
Parallel I/O 543
Parallel libraries 641
Parallel processing 779, 1103, 1185, 1403
Parallel signature file 655
Parameterized 951
Parity placement methods 1383
Performance 483, 851
Performance analysis 105, 1005, 1103, 1205
Performance evaluation 23, 39, 455, 543, 619, 749, 779, 1013, 1185, 1293
Performance prediction 23

Permutation 297
Petri net 105
Pipelined execution 339
Point-to-point communication bus 955
Precedence relations 991
Priority ceiling protocol 573
Process visualization development systems 275
Processor-memory integration 973
Profiling 1263
Program construction 1257
Program portability 641

QoS degradation 793
Quality of service (QoS) 1159
Quasi-static scheduling 1435
Queueing network model 411
Queueing networks 455

Real-time 49, 327, 379, 601, 931
Real-time database 397
Real-time scheduling 573, 587
Real-time system 357, 607, 991, 793, 1403
Rearrangeable networks 529
Reconfiguration 951
Register bypassing 749
Register insertion ring 765
Register transfer level 209
Remote procedure call 835
Resource constraints 327
Resource management system 627
Response analysis 721
Retransmission channel 1253
Router structure 779
Routers 483
Routing 201
Routing algorithm 779

Scalable multiprocessor implementation 955
Scan path 721
Scheduling 49, 327, 627, 851, 991
Self-routing 529
Shared memory multiprocessors 765
Shortest path 201
SIMD array 259
Simulation 243, 1013
Simultaneous multithreading 1033
Soft aperiodic task 327
Software synthesis 1435
Software verification 1435
Spatial locality 1451
Specification 397
Stack resource policy 327
Static schedulability analysis 357
Statistical simulation 1469
Statistical validation 429
Stochastic models 1205
STREAMS 1335
Stride 1093
Stuck-at fault 297
Superscalar processor 243
Switching activity 551
Symbolic model checking 1
Symbolic techniques 1137
Synthesis for testability 209
System architecture 1
System derivation 1257
System level synthesis 1263
System/process concurrency 1435
Systolic arrays 513

Task scheduling 573
Task set transformation 587
Technology mapping 1321
Technology-dependent synthesis 1321
Temporal locality 1451
Test pattern generation 721
Testability analysis 209
Threads 835
Ticket 687
Time-frequency spectrum 513
Time-varying correlogram 513
Trace validation 619
Trace-driven simulation 619
Traffic analysis 97
Transaction multicasting 699
Transaction routing 699
Transaction scheduling 889
Transmission channel 1253
Tree-based multicast 1019
Tree-based techniques 1073
Trees 951
Triangular systems 675
Two disk failures 1383

Utility of service 305

Validation 1013
Value assignment 305
Vector processing 973

Vertical partition 655
VLIW 1213

Wide sharing 903
Wireless communication 1
Workload characterization 23
Workload similarity 23
Workstation cluster 429
Wormhole routing 903, 919, 1073
Wormhole switching 873, 1019
Worst-case execution time 339
WWW Information retrieval 1419